

**17EC33**

**Visvesvaraya Technological University, Belagavi**

**MODEL QUESTION PAPER**

**3rd Semester, B.E (CBCS 2017-18 Scheme)EC/TC**

**Course: 17EC33- Analog Electronics, *Set no. 1***

**Time: 3 Hours**

**Max. Marks: 100**

**Note: (i) Answer Five full questions selecting any one full question from each Module.**

**(ii) Question on a topic of a Module may appear in either its 1<sup>st</sup> or/and 2<sup>nd</sup> question.**

		<b>Module-1</b>	<b>Marks</b>
1	a.	Obtain the expressions for $Z_i$ , $Z_o$ and $A_v$ for the emitter follower configuration transistor circuit.	7
	b.	For the voltage divider bias circuit with, $R_1=39K\Omega$ , $R_2=4.7K\Omega$ , $R_C=3.9K\Omega$ and $R_E = 1.2K\Omega$ , find $r_e$ , $Z_i$ , $Z_o$ and $A_v$ . The values of $\beta=100$ and $r_o=50K\Omega$ .	7
	c.	Draw and explain the hybrid- $\pi$ model of transistor in CE configuration mentioning the significance of each component.	6
		<b>OR</b>	
2	a.	With the relevant expressions and circuits, obtain the re model for the common emitter transistor configuration.	6
	b.	Given $I_E=2.5mA$ , $h_{fe}=140$ , $h_{oe}=20\mu S$ and $h_{ob}=0.5\mu S$ . Obtain the common emitter hybrid equivalent circuit.	5
	c.	Draw and explain the hybrid- $\pi$ model of transistor in CE configuration mentioning the significance of each component.	5
	d.	Draw the Darlington connection and explain its features.	4
		<b>Module-2</b>	
3	a.	With cross sectional view and transfer characteristics explain the working of Depletion type MOSFET.	7
	b.	Describe Shockley's equation for JFET. Obtain and plot the transfer characteristics for n channel JFET with $I_{DSS} = 8mA$ and $V_P = -5V$ .	6
	c.	Derive an expression for output resistance and voltage gain of fixed bias FET amplifier	7
		<b>OR</b>	
4	a.	Explain the basic operation and characteristics of enhancement type MOSFET .	7
	b.	Define transconductance of a JFET. Obtain the expression and show the dependency of transconductance with $V_{GS}$ and $I_D$ .	5
	c.	The self bias configuration has $V_{GS}=-2.6V$ , $I_D=2.6mA$ , and $I_{DSS}=8mA$ , $V_P=-6V$ , $y_{os}=20\mu S$ . Determine $g_m$ , $Z_i$ , $Z_o$ and $A_v$ with and without $C_s$ .	8

<b>Module-3</b>			
5	a.	Derive the expressions for low frequency cut-offs for a voltage divider transistor configuration with $R_s$ and $R_L$ .	8
	b.	<p>For the circuit shown in Fig. Q5(b), with <math>C_{Wi} = 3 \text{ pF}</math>, <math>C_{Wo} = 5 \text{ pF}</math>, <math>C_{gd} = 4 \text{ pF}</math>, <math>C_{gs} = 6 \text{ pF}</math>, <math>C_{ds} = 1 \text{ pF}</math> and <math>I_{DSS} = 6 \text{ mA}</math>, <math>V_P = -6\text{V}</math>, <math>r_d = \infty \Omega</math>.</p> <p>i) Determine <math>g_m</math> and <math>A_v</math></p> <p>ii) Determine <math>f_{Hi}</math> and <math>f_{Ho}</math></p> <p>iii) Sketch the frequency response for the high frequency region using Bode plot and determine the cut-off frequency.</p>	12
		<p style="text-align: center;">Fig.Q5(b)</p>	
<b>OR</b>			
6	a.	What is Miller effect? Derive expression for Miller capacitance for an amplifier.	8
	b.	<p>For the circuit shown in Fig.6(b) with <math>\beta = 100</math> and <math>r_o = 40\text{k}\Omega</math>.</p> <p>i) Determine <math>r_e</math> and <math>A_{vmid}</math></p> <p>ii) Calculate <math>Z_i</math></p> <p>iii) Determine <math>f_{Ls}</math>, <math>f_{Lc}</math> and <math>f_{LE}</math> and determine the lower Cut-off frequency</p> <p>iv) Sketch the asymptotes of the Bode plot.</p>	12




Fig.Q6(b)

**Module-4**

12

- |   |    |   |   |
|---|----|---|---|
| 7 | a. | With a neat figure describe the voltage series feedback connection. Derive the expression for voltage gain, input impedance and output impedance.   | 7 |
|   | b. | With a neat circuit and necessary equations explain the working of Wien bridge oscillator   | 6 |
|   | c. | With neat circuit diagram explain the working of series crystal oscillator. For a crystal which has $L = 334\text{mH}$ , $C = 0.065\text{nF}$ , $C_M = 1\text{pF}$ , $R = 5.5\text{k}\Omega$ , calculate series resonant frequency of crystal oscillator. | 7 |

**OR**

- |   |    |  |   |
|---|----|--|---|
| 8 | a. | Calculate the voltage gain of the current series feedback circuit shown in Fig.8(a) with $h_{fe}=120$ , $h_{ie}=900\Omega$ . | 7 |
|---|----|--|---|




Fig.8(a)

	b.	With neat circuit diagram and necessary expressions, explain the working of practical FET phase shift oscillator.	6
	c.	With neat circuit diagram and waveform explain the working of UJT oscillator.	7
		<b>Module-5</b>	
9	a.	What is voltage regulator? With a neat circuit explain series voltage regulator using transistors.	8
	b.	What are the different types of power amplifiers? Show that The maximum conversion gain of transformer coupled class A amplifier is 50%.	7
	c.	Calculate the harmonic distortion components for an output signal having fundamental amplitude of 2.5 V, second harmonic amplitude of 0.25 V, third harmonic amplitude of 0.1 V, and fourth harmonic amplitude of 0.05 V.	5
		<b>OR</b>	
10	a.	With a neat circuit diagram and waveforms derive an expression for conversion gain of Class B push pull amplifier.	8
	b.	Derive the expression for second harmonic distortion.	6
	c.	Draw the circuit diagram of a basic transistor shunt regulator and write the expression for output voltage. Determine the regulated voltage and circuit currents: $I_Z$ , $I_C$ and $I_L$ if $R_s=120\Omega$ , $R_L=100\Omega$ , $V_Z=8.2V$ and $V_i=22V$ .	6

\*\*\*\*\*